Introduction
The expected increase of the pile-up at the high luminosity phase of the LHC due to the 200 interactions per bunch crossing will have a severe impact on the physics [1] . A High Granularity Timing Detector (HGTD) is proposed in front of the ATLAS Liquid Argon End-Cap calorimeters for pile-up mitigation especially for jets and electron isolation. Four layers of very thin Low Gain Avalanche Diodes (LGAD), with a pad size of 1.3 x 1.3 mm 2 , are foreseen. This detector is expected to provide a precise timing information for charged particles with a time resolution of about 30 pico-seconds for one MIP, combining the 4 layers after irradiation. It will also be used to provide a luminosity measurement at 40 MHz by counting the number of hits.
The sensors will be read-out by a dedicated front-end ASIC called ALTIROC (ATLAS LGAD Timing Integrated Read-Out Chip), that will be bump-bonded on the sensors. A first prototype comprising only the analog part of this ASIC has been designed in CMOS 130 nm technology to cope with the high radiation and time resolution requirements, while keeping a power dissipation lower than 2 mW/pixel for a complete readout channel.
ALTIROC0 architecture

ASIC requirements
The requirements of the final ASIC (ALTIROC) are listed in Table 1 . In particular, the ASIC must withstand high radiation levels with a maximum TID of 4.5 MGy at small radius and neutron fluence of 4.5 x 10 15 n/cm 2 . The inner part of the detector, from r=120 mm to 300mm, is expected to be changed at half lifetime of the HL-LHC. Each channel will read out 1.3x1.3 mm 2 sensor pads, corresponding to a detector capacitance of 3.4 pF. The targeted time resolution is 30 ps rms for one MIP with 4 layers after irradiation. To achieve such a performance, the jitter must be better than 20 ps in order to be smaller than the dispersion due to the Landau fluctuation in the energy deposit, which limits the time resolution to 25 ps. As for the time walk contribution, it must be corrected with an accuracy leading to a residual contribution better than 10 ps rms for signals ranging from 1 MIP to 10-20 MIPs, which corresponds to 10 to 100-200 fC with an LGAD gain equal to 20. The power dissipation of a complete pixel readout must be limited to 2 mW, split in 1 mW for the analog part and 1 mW for the Time to Digital Convertors (TDC) and digital processing.
Analog front end of ALTIROC0
ALTIROC0 is a first ASIC prototype designed in CMOS 130 nm that integrates only the analog front end, made of a broadband preamplifier followed by a discriminator (Figure 1 ).
The jitter due to electronics noise is given by the rise time divided by the signal to noise ratio. To obtain high speed, the input preamplifier is built around a common source configuration. It was optimized for a 2 pF detector capacitance corresponding to an earlier 1 x 1 mm 2 sensor prototype. Its bandwidth is tunable between 300 MHz and 500 MHz using a variable pole capacitance and its noise has been minimized to 1.2 nV/√Hz at 200 uA drain current to ensure a large Signal over Noise ratio and therefore a jitter smaller than 20 ps rms. -A Time Over Threshold (TOT) architecture, that enables offline time walk correction using the width of the discriminator (TOT), which is proportional to the amplitude -A Constant Fraction Discriminator (CFD), which is in theory insensitive to the amplitude variations if the pulse shape remains constant and so, allowing online time walk correction.
The chip area is 3.4 mm x 3.4 mm to enable its bump-bonding to an array of 2x2 channels with four 1 x 1 mm 2 LGAD sensor pixels.
ALTIROC0 measurements
ALTIROC0 prototype
This first ASIC prototype integrates four channels to readout four 1x1 mm 2 LGAD pixels. The dies were received in April 2017. A testboard has been designed to allow measurements of either an ASIC alone, wire bonded on the printed circuit board, or a flip chip made of an ASIC bump-bonded to a 4 pixel sensor.
ALTIROC0 jitter measurements
Only the TOT architecture was tested so far (Figure 1) . The rising edge of the discriminator corresponds to the Time Of Arrival (TOA). Its position and its jitter were measured for input charges ranging from 8 fC up to 160 fC with a threshold set at 5 fC. Various capacitors (Cd) were soldered on the test board to simulate the sensor. A parasitic capacitance, estimated to 1.3 pF, should actually be added to the soldered detector capacitance, which corresponds to the capacitance of the preamp input protection diode (≈ 0.7 pF) and to the capacitance of the printed circuit board line (≈ 0.6 pF) that connects the input preamp to the detector capacitor foot print. Figure 2 shows the results with a 2 pF detector capacitor as it corresponds to the expected capacitance of a 1x1 mm 2 LGAD pixel. The rise time of the preamplifier has been estimated by measuring the time walk. To do so, the position of the TOA has been measured for input charges going from 8 fC up to 160 fC. The time walk amounts to 1 ns, corresponding to a preamp bandwidth of 450 MHz that is in good agreement with post layout simulations. Table 2 summarizes the jitter performance obtained for an injected charge of 10 fC (corresponding to 1 MIP) and for various detector capacitors. The threshold was set at 5 fC. As expected, the measured jitter scales almost linearly with the capacitance. In particular, the jitter measured when a 2 pF capacitor is soldered on the test board is 27 ps, which is slightly larger than the requirement, but this could certainly be improved by increasing the current in the preamp to reduce the noise. The measured power consumption of the preamp and of the discriminator is respectively 440 µW and 360 µW, which meets the requirement of a power consumption of less than 1 mW/channel.
Test beam measurements were performed at CERN mid-September using this test board and an ALTIROC0 ASIC bump-bonded to a four 1 x 1 mm 2 LGAD sensor. Data analysis is ongoing and first results are quite promising
Conclusion
Test bench measurements of ALTIROC0 show a jitter better than 30 ps rms for an actual detector capacitance of 3.4 pF and an injected charge of 10 fC corresponding to 1 MIP with an LGAD gain of 20. The power consumption of the analog part is 800 µW, which is smaller than the requirement of 1 mW/channel. A next version of the ASIC, ALTIROC1, with 16 or 25 complete readout channels, is foreseen. Each channel will integrate the front end followed by two 20 ps-bin Time-to-Digital-Converters for the TOT and TOA digitization and a memory to store the data.
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